Performance Analysis of High Speed CMOS Full Adder Circuits For Embedded System
Main Article Content
Abstract
The full Adder is designed using CMOS logic style by dividing it in three modules so that it can be optimized at various levels. First module is an XOR-XNOR circuit, which generates full swing XOR and XNOR outputs simultaneously and have a good driving capability. The main motive is to determine the comparison of power, surface area and complexity of Full adder designs using CMOS Logic Styles. Logic style affects the switching capacitance, transition activity, short circuit current and delay. Various logic styles have been compared taking full adder as a reference circuit and power dissipation and delay as reference parameters. Full adder Design is better compared to conventional design. Transistor Design with respect to power, delay, Power Delay Product Comparison. It is observed that less power is consumed in the Transmission based full adder than the Convention full adder and Pass Transistor full adder.
Article Details
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
IJCERT Policy:
The published work presented in this paper is licensed under the Creative Commons Attribution 4.0 International (CC BY 4.0) license. This means that the content of this paper can be shared, copied, and redistributed in any medium or format, as long as the original author is properly attributed. Additionally, any derivative works based on this paper must also be licensed under the same terms. This licensing agreement allows for broad dissemination and use of the work while maintaining the author's rights and recognition.
By submitting this paper to IJCERT, the author(s) agree to these licensing terms and confirm that the work is original and does not infringe on any third-party copyright or intellectual property rights.
References
N. Weste, and K. Eshranghian, “Principles of CMOS VLSI Design: A System Perspective,” Reading MA: Wesley, 1993.
Sanjeev Kumar and Manoj Kumar “4-2 Compressor design with New XOR-XNOR Module”, 4th International Conference on Advanced Computing and Communication technologies, pp. 106-111, 2014.
Meher, P.; Mahapatra, K.K. "Low power noise tolerant domino 1-bit full adder", International Conference on Advances in Energy Conversion Technologies (ICAECT), pp. 125 – 129, 2014
Vojin G. Oklobdzija, “Simple and Efficient Circuit for Fast VLSI Adder Realization,” IEEE International Symposium on Circuits and Systems Proceedings, 1988, pp. 1-4.
J.Rabaey, “Digital Integrated Circuits: A Design Prospective,” Prentice- Hall, Englewood Cliffs, NJ, 1996.
R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE Journal of Solid–State Circuits, vol.32, pp.1079-1090, July 1997.
http://en.wikipedia.org/wiki/CMOS
Devi, Padma, Ashima Girdher, and Balwinder Singh. "Improved carry select adder with reduced area and low power consumption." International Journal of Computer Applications 3.4 (2010): 14-18.
D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEEE Proc. Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001.
S.Veeramachaneni, M.B. Srinivas, “New improved 1-bit full adder cells”, IEEE Conf. Electrical and computer engg. May2007.
S. Goel, Ashok Kumar and M. A. Bayoumi, “Design of robust, energyefficient full adders for deep-sub micrometer design using Hybrid-CMOS logic style”, IEEE Trans. Very Large Scale Intsgr. (VLSI) Syst., vol. 14, no. 12, Dec. 2006.
M. Shams, T. K. Darwish, and M. A. Bayoumi, “Performance analysis of low-power 1-bit CMOS full adder cells,” IEEE Transactions on VLSI Systems, vol. 10, pp. 20–29, Feb. 2002.
Sohan Purohit, Martin Margala, Macro Lanuza and Pasquale Corsonello, “New Performance/Power/ Area Efficient, Reliable Full Adder Design”, GLSVLSI’09, ACM May,2009.
Kshirsagar, R.V. "Design of low power column bypass multiplier using FPGA", Electronics Computer Technology (ICECT), 2011 3rd International Conference on, On page(s): 431 - 435 Volume: 3, 8-10 April 2011
Prabhu, A.S.; Elakya, V. "Design of modified low power booth multiplier", International Conference on Computing, Communication and Applications (ICCCA), pp. 1 - 6, 2012.