Low Voltage High Accurate Current Mode Analog Multiplier
Main Article Content
Abstract
The Low voltage high accurate current mode analog multiplier is a basic building block in analog signal processing. This proposed circuit is a four quadrant multiplier, designed using squarer circuit. The squarer circuit is designed based on the translinear loop principle. The major advantages of proposed design are low voltage (VDD=1V), high accurate, high bandwidth (122MHZ), less area, and small linearity error. The linearity error is obtained as 0.5%. The simulations of circuit are done in the pyxis schematic editor using Mentor graphics tool with 0.18µm standard CMOS technology.
Article Details
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
IJCERT Policy:
The published work presented in this paper is licensed under the Creative Commons Attribution 4.0 International (CC BY 4.0) license. This means that the content of this paper can be shared, copied, and redistributed in any medium or format, as long as the original author is properly attributed. Additionally, any derivative works based on this paper must also be licensed under the same terms. This licensing agreement allows for broad dissemination and use of the work while maintaining the author's rights and recognition.
By submitting this paper to IJCERT, the author(s) agree to these licensing terms and confirm that the work is original and does not infringe on any third-party copyright or intellectual property rights.
References
Montree kumngern, and kobchai Dejhan ‚Versatile dual-mode class-AB four quadrant analog multiplier‛ international journal of signal processing vol.2 number ISSN 1304-4494, 2005.
S-I Liu and C-C Chang, ‚CMOS four quadrant analog multiplier based on unbalanced sourcecoupled pairs,‛ Int J.Electronis,vol.78 pp.327- 332.1995.
H.R Mehrvarz, and C.Y.Kwok,‛A novel multi input floating-gate MOS four-quadrant analog multiplier,‛IEEE journal of solid state circuits, vol.31, pp.1123-1131, August 1997.
A. Naderi, H. Mojarrad, H. Ghasemzadeh, A. Khoei, and K. Hadidi,‚Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed,‛ in Proc. IEEE EUROCON Conf., May 2009, pp. 282–287.
Cosmin popa (2013),Improved Accuracy current mode multiplier circuits with applications in analog signal processing‟ , IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 22, No.2, pp.443-447.
M.Ishwarya Niranjana,R Gouri Manohari et al,International journal of computer science and mobile computing,vol.3 issue.10, October 2014,tg.918- 925.
A. Naderi, A. Khoei, and K. Hadidi, ‚High speed, low power four quadrant CMOS currentmode multiplier,‛ in Proc. IEEE Int. Conf. Electron., Circuits Syst., Dec. 2007, pp. 1308–1311.
C. C. Chang and S. I. Liu, ‚Weak inversion fourquadrant multiplier and two-quadrant divider,‛ Electron. Lett., vol. 34, no. 22, pp. 2079–2080, Oct. 1998.
M. Gravati, M. Valle, G. Ferri, N. Guerrini, and N. Reyes, ‚A novel current-mode very low power analog CMOS four quadrant multiplier,‛ in Proc. 31st Eur. Solid-State Circuits Conf., Sep. 2005,pp. 495–498.
C.Popa, ‚High accuracy CMOS multifunctional structure for analog signal processing,‛ in Proc. Int. Semicond. Conf., 2009, pp. 427–430.
Y. H. Kim and S. B. Park, ‚Four-quadrant CMOS analogue multiplier,‛ Electron. Lett., vol. 28, no. 7, pp. 649–650, Mar. 1992.
Y. K. Seng and S. S. Rofail, ‚Design and analysis of a ±1 V CMOS four-quadrant analogue multiplier,‛ IEEE Proc. Circuits, Devices Syst., vol. 145, no. 3, pp. 148–154, Jun. 1998