International Journal of Computer Engineering in Research Trends

Back to Current Issues

Inverter-based MUX: A Low Overhead Approach for Logic Encryption

Mr. Ghobad Zarrinchian, , , ,

Affiliations
1*Dept. of Computer Engineering, Islamic Azad University of Yadegar-e-Imam Khomeini (rah) Shahr-e-Rey, Tehran, Iran

:10.22362/ijcert/2020/v7/i07/v7i0706

Abstract

IC overproduction and design theft have been a concern in recent decades for the revenue loss of digital design companies. Logic encryption is a well-known approach to address this problem by locking the functionality of digital designs. In logic encryption techniques, key-gates are added to the design whose functionality is to lock (or obfuscate) the operation of the circuit. Correct functionality is achieved by applying a correct key, which is only known to the IC designer, to these key-gates. The key-gates, however, may incur a considerable overhead to the area and performance of the design. In this paper, a new technique based on simple inverter cells is proposed, which can provide the required locking functionality with low overhead. The results on a set of ISCAS’89 benchmarks reveal that the proposed approach incurs about 2% to 19% area overhead, which is less than any other technique, as well as low power overhead.

Citation

Mr. Ghobad Zarrinchian."Inverter-based MUX: A Low Overhead Approach for Logic Encryption". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084, Vol.7, Issue 07,pp.30-35, July- 2020, URL:http://ijcert.org/ems/ijcert_papers/V7I706.pdf,

Keywords : Overproduction, design theft, logic encryption, key-gate, obfuscation, inverter

References

[1]	U. Guin, D. DiMase, M. Tehranipoor, “Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead,” Journal of Electronic Testing, Vol. 30, Issue 1, pp. 9-23, 2014.
[2]	S. Bhunia, M.S. Hsiao, M. Banga, S. Narasimhan, “Hardware Trojan Attacks: Threat Analysis and Countermeasures,” In Proc. IEEE, Vol. 102, Issue 8, 2014.
[3]	Y. Alkabani, F. Koushanfar, M. Potkonjak, “Remote Activation of ICs for Piracy Prevention and Digital Right Management,” In Proc. ICCAD, pp. 674-677, 2007.
[4]	F. Koushanfar, “Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management,” IEEE Transactions on Information Forensics and Security, Vol. 7. Issue 1, pp. 51-63, 2012.
[5]	J.A. Roy, F. Koushanfar, I.L. Markov, “EPIC: Ending Piracy of Integrated Circuits,” In Proc. DATE, pp. 1069-1074, 2008.
[6]	J. Rajendran, H. Zhang, C. Zhang, G.S. Rose, Y. Pino, O. Sinanoglu, R. Karri, “Fault Analysis-based Logic Encryption,” IEEE Transactions on Computers, Vol. 64, Issue 2, pp. 410-424, 2013.
[7]	J.A. Roy, F. Koushanfar, I.L. Markov, “Protecting Bus-based Hardware IP by Secret Sharing,” In Proc. DAC, pp. 846-851, 2008.
[8]	S. Zamanzadeh, A. Jahanian, “Automatic Netlist Scrambling Methodology in ASIC Design Flow to Hinder the Reverse Engineering,” In Proc. VLSI-SoC, pp. 52-53, 2013.
[9]	J. Zhang, “A Practical Logic Obfuscation Technique for Hardware Security,” IEEE Transactions on VLSI, Vol. 24, Issue 3, pp. 1193-1197, 2016.
[10]	A. Baumgarten, A. Tyagi, J. Zambreno, “Preventing IC Piracy Using Reconfigurable Logic Barriers,” IEEE Design & Test of Computers, Vol. 27, Issue 1, pp. 66-75, 2010.
[11]	K. Juretues, I. Savidis, “Reduced Overhead Gate Level Logic Encryption,” In Proc. GLSVLSI, 2016.
[12]	A. Morgenshtein, A. Fish, I.A. Wagner, “Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 5, 2002.
[13]	Predictive Technology Model (PTM), Available online at: http://ptm.asu.edu.

DOI Link : https://doi.org/10.22362/ijcert/2020/v7/i07/v7i0706

Download :

V7I706.pdf

Refbacks : Currently there are no Refbacks

Announcements

Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors.

News & Events

Latest issue :Volume 10 Issue 1 Articles In press

A plagiarism check will be implemented for all the articles using world-renowned software. Turnitin.

Digital Object Identifier will be assigned for all the articles being published in the Journal from September 2016 issue, i.e. Volume 3, Issue 9, 2016.

IJCERT is a member of the prestigious.Each of the IJCERT articles has its unique DOI reference.
DOI Prefix : 10.22362/ijcert

IJCERT is member of The Publishers International Linking Association, Inc. (“PILA”)

Emerging Sources Citation Index (in process)

IJCERT title is under evaluation by Scopus.

Key Dates

☞ INVITING SUBMISSIONS FOR THE NEXT ISSUE :

☞ LAST DATE OF SUBMISSION : 31st March 2023

☞ SUBMISSION TO FIRST DECISION : In 7 Days

☞ FINAL DECISION : IN 3 WEEKS FROM THE DAY OF SUBMISSION

Important Announcements

All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.

Citation Index

Citations Indices	All
Citations	1026
h-index	14
i10-index	20
Source: Google Scholar

Acceptance Rate (By Year)

Acceptance Rate (By Year)
Year	Rate
2021	10.8%
2020	13.6%
2019	15.9%
2018	14.5%
2017	16.6%
2016	15.8%
2015	18.2%
2014	20.6%

 Conference Proposal

 Peer Review

 Digital Library

 Register here

 Conference Proposal

 Special Issue Proposal

 Conference Proposal Guidelines

 Upcoming Conference

DOI:10.22362/ijcert

Welcome to IJCERT