International Journal of Computer Engineering in Research Trends

Back to Current Issues

SYSTEM EVALUATION OF 32 BIT UNNSIGNED MULTIPLER USING CLAA AND CSLA.

SIVASANKAR RAO.Y, SOMASEKHAR .A, , ,

Affiliations
(M.Tech) VLSI, Dept. of ECE
Associate Professor, Dept. of ECE Priyadarshini Institute of Technology & Management

:NOT ASSIGNED

Abstract

- In this paper deals with the comparison of the VLSI design of the carry look-ahead adder (CLAA) based 32- bit signed and unsigned integer multiplier. Multiplication is a fundamental operation in most signal processing algorithms. Multipliers have large area, long latency and consume considerable power. Therefore low-power multiplier design has been an important part in low- power VLSI system design. In computational circuits the adders plays a key role in arithmetic operations. Adders like Ripple carry adder, Carry look ahead adder, Carry select adder, Carry skip adder and carry save adder etc. In this paper, a high performance and low power 32bit unsigned multiplier is proposed using adders. The CLAA based multiplier and CSLA based multiplier uses the same delay for multiplication operation.

Citation

SIVASANKAR RAO.Y,SOMASEKHAR .A."SYSTEM EVALUATION OF 32 BIT UNNSIGNED MULTIPLER USING CLAA AND CSLA.". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 12,pp.1236-1239, December - 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1278.pdf,

Keywords : CLAA,CSLA,Delay,Area, Array Multiplier

References

[1] J. Bedrij, â€œCarry-select adder,â€ IRE Trans. Electron,
pp. 340â€“344, 1962.
[2] B. Rajkumar, .M. Kittur, and P. Kanna, â€œASIC
implementation of modified faster carry select adder,â€
Eur. J. Sci.Res., vol. 42, no. 1, pp.53â€“58, 2010.
[3] Ceiang.T.Y and M. J. Hsiao, â€œCarry-select adder
using ripple Carry adder,â€ Electron. Lett, vol. 34, no.
22, pp.2101â€“2103, Oct. 1998.
[4] Y. Kim and L.-S. Kim, â€œcarry-select adder with
reduced area,â€ Electron. Lett. vol. 37, no. 10, pp. 614â€“
615, May2001.
[5] J. M. Rabaeay, Integrated Circuitsâ€”A Design
Perspective.Upper Saddle River, NJ: Prentice-Hall, 2001
[6] Y. He, C. H. Chang, and J. Gu, â€œlow power & area
efficient 64-bit square Root carry-select adder for low
powerapplications,â€ in Proc. IEEE Int. Symp.Circuits
Syst., vol. 4, pp. 4082â€“4085, 2005.
[7]Rado Zlatanovici, Borivoje Nikolic, â€œEnergy-Delay
of Optimization 64-Bit Carry- Lookahead Adders,â€
IEEE J.Solid State circuits,vol.44, no. 2, pp. 569-583, Feb.
2009.
[8] Navi.K , Kavehei.O, Rouholamini.M , Sahafi.A,
â€œLow-Power and High-Performance 1-bit CMOS
Full.Adder Cell,â€Journal of Computers, Academy
Press, vol. 3, no. 2,Feb. 2008.

DOI Link : NOT ASSIGNED

Download :

V2I1278.pdf

Refbacks : Currently there are no Refbacks

Announcements

Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors.

News & Events

Latest issue :Volume 10 Issue 1 Articles In press

A plagiarism check will be implemented for all the articles using world-renowned software. Turnitin.

Digital Object Identifier will be assigned for all the articles being published in the Journal from September 2016 issue, i.e. Volume 3, Issue 9, 2016.

IJCERT is a member of the prestigious.Each of the IJCERT articles has its unique DOI reference.
DOI Prefix : 10.22362/ijcert

IJCERT is member of The Publishers International Linking Association, Inc. (“PILA”)

Emerging Sources Citation Index (in process)

IJCERT title is under evaluation by Scopus.

Key Dates

☞ INVITING SUBMISSIONS FOR THE NEXT ISSUE :

☞ LAST DATE OF SUBMISSION : 31st March 2023

☞ SUBMISSION TO FIRST DECISION : In 7 Days

☞ FINAL DECISION : IN 3 WEEKS FROM THE DAY OF SUBMISSION

Important Announcements

All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.

Citation Index

Citations Indices	All
Citations	1026
h-index	14
i10-index	20
Source: Google Scholar

Acceptance Rate (By Year)

Acceptance Rate (By Year)
Year	Rate
2021	10.8%
2020	13.6%
2019	15.9%
2018	14.5%
2017	16.6%
2016	15.8%
2015	18.2%
2014	20.6%

 Conference Proposal

 Peer Review

 Digital Library

 Register here

 Conference Proposal

 Special Issue Proposal

 Conference Proposal Guidelines

 Upcoming Conference

DOI:10.22362/ijcert

Welcome to IJCERT