Investigation on Performance of high speed CMOS Full adder Circuits
KATTUPALLI KALYANI, G.VASANTH RAO, , ,
Affiliations (M.Tech) VLSI, Dept. of ECEAssistant Professor, Dept. of ECE Priyadarshini Institute of Technology & Science for Women
- In this paper we demonstrate the performance analysis of CMOS Full adder circuits in this connection the
full Adder is designed using CMOS logic style by dividing it in three modules so that it can be optimized at various levels.
First module is an XOR-XNOR circuit, which generates full swing XOR and XNOR outputs simultaneously and have a
good driving capability. The objective this concept is identified the comparison of power, surface area and complexity of
Full adder designs using CMOS Logic Styles. Full adder Design is better compared to conventional design. Transistor
Design with respect to power, delay, Power Delay Product Comparison. It is observed that less power is consumed in the
Transmission based full adder than the Convention full adder and Pass Transistor full adder.
KATTUPALLI KALYANI,G.VASANTH RAO."Investigation on Performance of high speed CMOS Full adder Circuits ". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 12,pp.1228-1231, December - 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1276.pdf,
Keywords : High speed, low power. CMOS logic style, full adder.
 N. Weste, and K. Eshranghian, “Principles of
CMOS VLSI Design: A System Perspective,” Reading
MA: Wesley, 1993.
 Sanjeev Kumar and Manoj Kumar “4-2
Compressor design with New XOR-XNOR Module”,
4th International Conference on Advanced Computing
and Communication technologies, pp. 106-111, 2014.
 Meher, P.; Mahapatra, K.K. "Low power noise
tolerant domino 1-bit full adder", International
Conference on Advances in Energy Conversion
Technologies (ICAECT), pp. 125 – 129, 2014
 Vojin G. Oklobdzija, “Simple and Efficient Circuit
for Fast VLSI Adder Realization,” IEEE International
Symposium on Circuits and Systems Proceedings,
1988, pp. 1-4.
 J.Rabaey, “Digital Integrated Circuits: A Design
Prospective,” Prentice- Hall, Englewood Cliffs, NJ,
 R. Zimmermann and W. Fichtner, “Low-power
logic styles: CMOS versus pass-transistor logic,” IEEE
Journal of Solid–State Circuits, vol.32, pp.1079-1090,
 Devi, Padma, Ashima Girdher, and Balwinder
Singh. "Improved carry select adder with reduced
area and low power consumption." International
Journal of Computer Applications 3.4 (2010): 14-18.
 D. Radhakrishnan, “Low-voltage low-power
CMOS full adder,” IEEE Proc. Circuits Devices Syst.,
vol. 148, no. 1, pp. 19–24, Feb. 2001.
We have kept IJCERT is a free peer-reviewed scientific journal to endorse conservation. We have not put up a paywall to readers, and we do not charge for publishing. But running a monthly journal costs is a lot. While we do have some associates, we still need support to keep the journal flourishing. If our readers help fund it, our future will be more secure.