Impact Factor:6.549
 Scopus Suggested Journal: UNDER REVIEW for TITLE INCLUSSION

International Journal
of Computer Engineering in Research Trends (IJCERT)

Scholarly, Peer-Reviewed, Open Access and Multidisciplinary


Welcome to IJCERT

International Journal of Computer Engineering in Research Trends. Scholarly, Peer-Reviewed,Open Access and Multidisciplinary

ISSN(Online):2349-7084                 Submit Paper    Check Paper Status    Conference Proposal

Back to Current Issues

IMPLEMENTATION OF HARDWARE IP ROUTER BASED ON VLSI

KARLAPUDI SRAVANI, P T BALAKRISHNA, , ,
Affiliations
(M.Tech) VLSI, Dept. of ECE
Associate Professor, Dept. of ECE Priyadarshini Institute of Technology & Science for Women
:NOT ASSIGNED


Abstract
A Network-on-chip is a new paradigm in complex system-on-chip designs that provide efficient on chip communication networks. It allows scalable communication and allows decoupling of communication and computation. The data is routed through the networks in terms of packets. We attempts to overcome latency and time reduction issue and can provide multipurpose networking router by means of verilog and it was synthesized in Xilinx 13.2 version, simulated Modelsim 10.0 version. In this paper our attempt is to provide a multipurpose networking router by means of Verilog code, by this we can maintain the same switching speed with more secured way of approach we have even the packet storage buffer on chip being generated by code in our design in the so we call this as the self-independent router called as the VLSI Based router. The three architectures were analyzed for their performance in terms of delay, throughput and latency and we concluded that CDMA router performs better than the other two.


Citation
KARLAPUDI SRAVANI,P T BALAKRISHNA."IMPLEMENTATION OF HARDWARE IP ROUTER BASED ON VLSI". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 12,pp.1222-1227, December - 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1275.pdf,


Keywords : Fictional Coverage, assertions, Randomization, Network-On-Chip,, Register blocks.

References
[1]Channamallikarjuna Mattihalli, Suprith Ron,Naveen
Kolla ” VLSI Based Robust Router Architecture” Third
International Conference on Intelligent Systems
Modelling and Simulation,2012.
[2]Feng Liang, Luwen Zhang, Shaochong Lei, Guohe
Zhang, Kaile Gao, and Bin Liang” Test Patterns of
Multiple SIC Vectors: Theory and Application in BIST
Schemes” ieee transactions on very large scale
integration (vlsi) systems, vol. 21, no. 4, april 2013. 
[3]James Aweya “IP Router Architectures: An
Overview”.
[4]M. SOWMYA C. SHIREESHA G. SWETHA
PRAKASH J. PATIL” VLSI Based Robust Router
Architecture” .
[5] M. Waldvogel, G. Varghese, J. Turner, and B.
Plattner, “Scalable High Speed IP Routing Lookup,”
Proc. ACM SIGCOMM’97, Cannes, France, Sept. 1997.
[6] V. Srinivasan and G. Varghese, “Faster IP Lookups
using Controlled Prefix Expansion,” Proc. ACM
SIGMETRICS, May 1998.
[7] S. Nilsson and G. Karlsson, “Fast Address Look-Up
for Internet Routers,” Proc. Of IEEE Broadband
Communications’98, April 1998.
[8]E. Filippi, V. Innocenti, and V. Vercellone, “Address
Lookup Solutions for Gigabit Switch/Router,” Proc.
Globecom’98, Sydney, Australia, Nov. 1998.
[9]M. Thottethodi, A. R. Lebeck, and S. S. Mukherjee,
"BLAM: ahigh performance routing algorithm for
virtual cut-through networks," in Proceedings of the
International Parallel and Distributed Processing
Symposium
[10] L. S. Peh and W. J. Dally, "A delay model and
speculative architecture for pipelined routers," in
Proceedings of the 7thInternational Symposium on
High Performance Computer Architecture (HPCA).
[11] A. V. Yakovlev, A. M. Koelmans, and L. Lavagno,
"High-level modeling and design of asynchronous
interface logic," IEEEDesign & Test of Computers.
[12] H. Jingcao and R. Marculescu, "Energy- and
performance aware mapping for regular NoC
architectures," IEEE Transactions on Computer-Aided
Design of Integrated Circuits and Systems, vol. 24, pp.
551-562, 2005.
[13] W. Hangsheng, L. S. Peh, and S. Malik, "A
technology-aware and energy oriented topology
exploration for on-chip Networks," in Proceedings of
the Design, Automation and Test in Europe Conference
and Exhibition .
[14] J. Duato, "A new theory of deadlock-free adaptive
routing in wormhole networks," IEEE Transactions on
Parallel and Distributed Systems, vol. 4.
[15] S. Arjun, W. J. Dally, A. K. Gupta, and B. Towles,
"GOAL: aload-balanced adaptive routing algorithm for
torus networks," in Proceedings of the International
Symposium on ComputerArchitecture.


DOI Link : NOT ASSIGNED

Download :
  V2I1275.pdf


Refbacks : Currently there are no Refbacks

Announcements


Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors. 

News & Events


Latest issue :Volume 10 Issue 1 Articles In press

A plagiarism check will be implemented for all the articles using world-renowned software. Turnitin.


Digital Object Identifier will be assigned for all the articles being published in the Journal from September 2016 issue, i.e. Volume 3, Issue 9, 2016.


IJCERT is a member of the prestigious.Each of the IJCERT articles has its unique DOI reference.
DOI Prefix : 10.22362/ijcert


IJCERT is member of The Publishers International Linking Association, Inc. (“PILA”)


Emerging Sources Citation Index (in process)


IJCERT title is under evaluation by Scopus.


Key Dates


☞   INVITING SUBMISSIONS FOR THE NEXT ISSUE :
☞   LAST DATE OF SUBMISSION : 31st March 2023
☞  SUBMISSION TO FIRST DECISION :
In 7 Days
☞  FINAL DECISION :
IN 3 WEEKS FROM THE DAY OF SUBMISSION

Important Announcements


All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.

Citation Index


Citations Indices All
Citations 1026
h-index 14
i10-index 20
Source: Google Scholar

Acceptance Rate (By Year)


Acceptance Rate (By Year)
Year Rate
2021 10.8%
2020 13.6%
2019 15.9%
2018 14.5%
2017 16.6%
2016 15.8%
2015 18.2%
2014 20.6%

Important Links



Conference Proposal




DOI:10.22362/ijcert