A Novel Architecture for Matching the Data Protected With an Error-Correcting Code (ECC)
Sk.Parvin Bhano, T.Vineela, , ,
Affiliations (M.Tech) â€“VLSI & ES, Dept of ECE, Vasireddy Venkatadri Institute of Technology (VVIT),Assistant Professor, Dept of ECE, Vasireddy Venkatadri Institute of Technology (VVIT), Nambur (V), Guntur(Dt),Andhra Pradesh, India.
In this paper we presented a novel architecture for matching the data protected with an Error-Correcting
Code (ECC) which proposed to reduce latency and complexity where Data comparison is widely used in computing
system to perform so many operations. Where incoming information is needs to be compared with a piece of stored
data to locate the matching entry. If both incoming bits and stored bits are matching means there is no error if
mismatched means some type of error will occur like random error or burst error. To detect and correct the error here
error correcting codes are used. To further reduce the latency and complexity, in addition, a new butterfly-formed
weight accumulator (BWA) is proposed for the efficient computation of the Hamming distance and also demonstrates
LDPC coding and decoding for Error Correcting Codes further more examines whether the incoming data matches the
stored data if a certain number of burst errors are corrected.
Sk.Parvin Bhano,T.Vineela."A Novel Architecture for Matching the Data Protected With an Error-Correcting Code (ECC)". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 12,pp.849-855, December - 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1207.pdf,
Keywords : Low Power and Low Complexity in Chip, Systematic Error Correcting Code
 Byeong Yong Kong, Jihyuck Jo, Hyewon Jeong, Mina Hwang,Soyoung Cha, Bongjin Kim, and InCheol Park â€œLow-Complexity Low-Latency Architecture for Matching Of Data EncodedWith Hard Systematic ErrorCorrecting Codesâ€ IEEE transactions on (vlsi) systems, vol. 22, no. 7, July 2014
 J. D. Warnock, Y.-H. Chan, S. M. Carey, H. Wen, P. J. Meaney, G. Gerwig and W. V. Huott â€œCircuit and physical design implementation of the microprocessor chip for the Enterprise system,â€ IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 151â€“ 163, Jan. 2012.
.W. Wu, D. Somasekhar, and S.-L. Lu, â€œDirect compare of information coded with error-correcting codes,â€ IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 11, pp. 2147â€“ 2151, Nov. 2012.
.S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall, 2004.
 Y. Lee, H. Yoo, and I.-C. Park, â€œ6.4Gb/s multithreaded BCH encoder and decoder for multichannel SSD controllers,â€ in ISSCC Dig. Tech. Papers, 2012, pp. 426â€“427 .
 M. Tremblay and S. Chaudhry, â€œA thirdgeneration 65nm 16-core 32-thread plus 32- scoutthread CMT SPARC processor,â€ in ISSCC. Dig. Tech. Papers, Feb. 2008, pp. 82â€“83.
 H. Ando, Y. Yoshida, A. Inoue, I. Sugiyama, T. Asakawa, K. Morita, T. Muta, and T. Motokurumada, S. Okada, H. Yamashita, and Y. Satsukawa, â€œA 1.3 GHz fifth generation SPARC64 microprocessor,â€ in IEEE ISSCC. Dig. Tech. Papers, Feb. 2003, pp. 246â€“247
Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors.
News & Events
Latest issue :Volume 10 Issue 1 Articles In press
☞ INVITING SUBMISSIONS FOR THE NEXT ISSUE :
☞ LAST DATE OF SUBMISSION : 31st March 2023
☞ SUBMISSION TO FIRST DECISION : In 7 Days
☞ FINAL DECISION : IN 3 WEEKS FROM THE DAY OF SUBMISSION
All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.