ASIC Design of Reversible Full Adder and Multiplier Circuits
CHADARASUPALLI NAGA LAKSHMI, P T BALAKRISHNA, , ,
Affiliations (M.Tech) VLSI, Dept. of ECEAssociate Professor, Dept. of ECE Priyadarshini Institute of Technology & Science for Women
Reversible logic has become one of the most promising research areas in the past few decades and has
found its applications in several technologies; such as low power CMOS, nano-computing and optical computing. The
problem of minimizing the number of garbage outputs is an important issue in reversible logic design. In this paper we
propose a new 4Ã—4 universal reversible logic gate. The proposed reversible gate can be used to synthesize any given
Boolean functions. We also gain better improvements in terms of power and area when compared to conventional adders
and multipliers. The implemented designs are simulated using NC launch and synthesized by RTL compiler. We also gain
better improvements in terms of power and area when compared to conventional adders and multipliers. The implemented
designs are simulated using NC launch and synthesized by RTL compiler. In this paper we have used Peres gate and the
proposed Modified HNG (MHNG) gate to construct the reversible fault tolerant multiplier circuit
CHADARASUPALLI NAGA LAKSHMI,P T BALAKRISHNA."ASIC Design of Reversible Full Adder and Multiplier Circuits". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 11,pp.882-886, November- 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1135.pdf,
 R. Landauer, â€œIrreversibility and Heat Generation in the Computational Processâ€, IBM Journal of Research and Development, 5, pp. 183-191, 1961.
 Prashanth.N.G, Savitha.A.P, M.B.Anandaraju, Nuthan.A.C Design and Synthesis of Fault Tolerant Full Adder/Subtractor Using Reversible Logic Gates (IJERA) Vol. 3, Issue 4, Jul-Aug 2013.
 Adders Md. Saiful Islam, Muhammad Mahbubur Rahman, Zerina begum, and Mohd. Zulfiquar Hafiz. Efficient Approaches for Designing Fault Tolerant Reversible Carry Look-Ahead and Carry-Skip
 Ko-ChiKuon, Chi-WenChou Low power and high speed multiplier design with row by passing and parallel architecture, Microelectronics Journal41 (2010).
 Yvav van Rentergem and Alexis De Vos Optimal Design of a Reversible Full Adder. 17 December 2004.
 Manjeet Singh Sankhwar , Rajesh Khatri Int Design of High Speed Low Power Reversible Logic Adder Using HNG Gate. Journal of Engineering Research and Applications Vol. 4, Issue 1 January 2014.
 Md.Belayet Alli,Md.samlur Rahman,Thmina Parvin ,optimized design of carry skip BCD adder using new FHNG Reversible logic gates (IJCS) july 2012.
 P. Moallema, M. Ehsanpour ,A Novel Design of Reversible Multiplier Circuit June 2013.
 Himanshu Thapliyal and M.B Srinivas, Novel Reversible Multiplier Architecture Using Reversible TSG Gate.
 Himanshu Thapliyal, Saurabh Kotiyal and M.B Srinivas,Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format.
 Md. Saiful Islam, A Novel Quantum Cost Efficient Reversible Full Adder Gate in Nanotechnology.
 J.W. Bruce, M.A. Thornton, L. Shivakumaraiah, P.S. Kokate, and X. Li. Efficient Adder Circuits Based on a Conservative Reversible Logic Gate.
 Parisa Safari , Majid Haghparast , Asgar Azari,A Design of Fault Tolerant Reversible Arithmetic Logic Unit,Life Science Journal 2012.
 Stephen Brown, Zvonko Vranesic, et al.â€ Fundamentals of Digital Logic with Verilog Designâ€ The McGraw-Hill Companies, Second Edition.
 H. Thapliyal and N. Ranganathan, "Design of Efficient Reversible Binary Subtractions Based on New Reversible Gate," Proc. of the I Computer Society Annual Symposium on VLSI, 2009
Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors.
News & Events
Latest issue :Volume 10 Issue 1 Articles In press
☞ INVITING SUBMISSIONS FOR THE NEXT ISSUE :
☞ LAST DATE OF SUBMISSION : 31st March 2023
☞ SUBMISSION TO FIRST DECISION : In 7 Days
☞ FINAL DECISION : IN 3 WEEKS FROM THE DAY OF SUBMISSION
All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.