Affiliations (M.Tech) VLSI, Dept. of ECEAssistant Professor, Dept. of ECE Priyadarshini Institute of Technology & Management
The full Adder is designed using CMOS logic style by dividing it in three modules so that it can be optimized
at various levels. First module is an XOR-XNOR circuit, which generates full swing XOR and XNOR outputs
simultaneously and have a good driving capability. The main motive is to determine the comparison of power, surface area
and complexity of Full adder designs using CMOS Logic Styles. Logic style affects the switching capacitance, transition
activity, short circuit current and delay. Various logic styles have been compared taking full adder as a reference circuit
and power dissipation and delay as reference parameters. Full adder Design is better compared to conventional design.
Transistor Design with respect to power, delay, Power Delay Product Comparison. It is observed that less power is
consumed in the Transmission based full adder than the Convention full adder and Pass Transistor full adder.
MUDRABOYINA SRINIVASA RAO,BELLAM VARALAKSHMI."Performance Analysis of High Speed CMOS Full Adder Circuits For Embedded System". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 11,pp.857-861, November- 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1130.pdf,
Keywords : CMOS logic style, full adder, high speed, low power.
 N. Weste, and K. Eshranghian, â€œPrinciples of CMOS VLSI Design: A System Perspective,â€ Reading MA: Wesley, 1993.
 Sanjeev Kumar and Manoj Kumar â€œ4-2 Compressor design with New XOR-XNOR Moduleâ€, 4th International Conference on Advanced Computing and Communication technologies, pp. 106-111, 2014.
 Meher, P.; Mahapatra, K.K. "Low power noise tolerant domino 1-bit full adder", International Conference on Advances in Energy Conversion Technologies (ICAECT), pp. 125 â€“ 129, 2014
 Vojin G. Oklobdzija, â€œSimple and Efficient Circuit for Fast VLSI Adder Realization,â€ IEEE International Symposium on Circuits and Systems Proceedings, 1988, pp. 1-4.
 J.Rabaey, â€œDigital Integrated Circuits: A Design Prospective,â€ Prentice- Hall, Englewood Cliffs, NJ, 1996.
 R. Zimmermann and W. Fichtner, â€œLow-power logic styles: CMOS versus pass-transistor logic,â€ IEEE Journal of Solidâ€“State Circuits, vol.32, pp.1079-1090, July 1997.
 Devi, Padma, Ashima Girdher, and Balwinder Singh. "Improved carry select adder with reduced area and low power consumption." International Journal of Computer Applications 3.4 (2010): 14-18.
 D. Radhakrishnan, â€œLow-voltage low-power CMOS full adder,â€ IEEE Proc. Circuits Devices Syst., vol. 148, no. 1, pp. 19â€“24, Feb. 2001.
 S.Veeramachaneni, M.B. Srinivas, â€œNew improved 1-bit full adder cellsâ€, IEEE Conf. Electrical and computer engg. May2007.
 S. Goel, Ashok Kumar and M. A. Bayoumi, â€œDesign of robust, energyefficient full adders for deep-sub micrometer design using Hybrid-CMOS logic styleâ€, IEEE Trans. Very Large Scale Intsgr. (VLSI) Syst., vol. 14, no. 12, Dec. 2006.
 M. Shams, T. K. Darwish, and M. A. Bayoumi, â€œPerformance analysis of low-power 1-bit CMOS full adder cells,â€ IEEE Transactions on VLSI Systems, vol. 10, pp. 20â€“29, Feb. 2002.
 Sohan Purohit, Martin Margala, Macro Lanuza and Pasquale Corsonello, â€œNew Performance/Power/ Area Efficient, Reliable Full Adder Designâ€, GLSVLSIâ€™09, ACM May,2009.
 Kshirsagar, R.V. "Design of low power column bypass multiplier using FPGA", Electronics Computer Technology (ICECT), 2011 3rd International Conference on, On page(s): 431 - 435 Volume: 3, 8-10 April 2011
 Prabhu, A.S.; Elakya, V. "Design of modified low power booth multiplier", International Conference on Computing, Communication and Applications (ICCCA), pp. 1 - 6, 2012.
Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors.
News & Events
Latest issue :Volume 10 Issue 1 Articles In press
☞ INVITING SUBMISSIONS FOR THE NEXT ISSUE :
☞ LAST DATE OF SUBMISSION : 31st March 2023
☞ SUBMISSION TO FIRST DECISION : In 7 Days
☞ FINAL DECISION : IN 3 WEEKS FROM THE DAY OF SUBMISSION
All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.