Impact Factor:6.549
 Scopus Suggested Journal: UNDER REVIEW for TITLE INCLUSSION
Login Submit Paper Check Paper Status
IJCERT Journal ISSN(Online):2349-7084

International Journal
of Computer Engineering in Research Trends (IJCERT)

Scholarly, Peer-Reviewed, Open Access and Multidisciplinary


Welcome to IJCERT

International Journal of Computer Engineering in Research Trends. Scholarly, Peer-Reviewed,Open Access and Multidisciplinary

ISSN(Online):2349-7084                 Submit Paper    Check Paper Status    Conference Proposal

Know More
Back to Current Issues

Performance Analysis of High Speed CMOS Full Adder Circuits For Embedded System

MUDRABOYINA SRINIVASA RAO, BELLAM VARALAKSHMI, , ,
Affiliations
(M.Tech) VLSI, Dept. of ECE
Assistant Professor, Dept. of ECE Priyadarshini Institute of Technology & Management
:NOT ASSIGNED


Abstract
The full Adder is designed using CMOS logic style by dividing it in three modules so that it can be optimized at various levels. First module is an XOR-XNOR circuit, which generates full swing XOR and XNOR outputs simultaneously and have a good driving capability. The main motive is to determine the comparison of power, surface area and complexity of Full adder designs using CMOS Logic Styles. Logic style affects the switching capacitance, transition activity, short circuit current and delay. Various logic styles have been compared taking full adder as a reference circuit and power dissipation and delay as reference parameters. Full adder Design is better compared to conventional design. Transistor Design with respect to power, delay, Power Delay Product Comparison. It is observed that less power is consumed in the Transmission based full adder than the Convention full adder and Pass Transistor full adder.


Citation
MUDRABOYINA SRINIVASA RAO,BELLAM VARALAKSHMI."Performance Analysis of High Speed CMOS Full Adder Circuits For Embedded System". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 11,pp.857-861, November- 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1130.pdf,


Keywords : CMOS logic style, full adder, high speed, low power.

References
[1] N. Weste, and K. Eshranghian, “Principles of CMOS VLSI Design: A System Perspective,” Reading MA: Wesley, 1993. 
[2] Sanjeev Kumar and Manoj Kumar “4-2 Compressor design with New XOR-XNOR Module”, 4th International Conference on Advanced Computing and Communication technologies, pp. 106-111, 2014. 
[3] Meher, P.; Mahapatra, K.K. "Low power noise tolerant domino 1-bit full adder", International Conference on Advances in Energy Conversion Technologies (ICAECT), pp. 125 – 129, 2014 
[4] Vojin G. Oklobdzija, “Simple and Efficient Circuit for Fast VLSI Adder Realization,” IEEE International Symposium on Circuits and Systems Proceedings, 1988, pp. 1-4. 
[5] J.Rabaey, “Digital Integrated Circuits: A Design Prospective,” Prentice- Hall, Englewood Cliffs, NJ, 1996. 
[6] R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE Journal of Solid–State Circuits, vol.32, pp.1079-1090, July 1997. 
[7] http://en.wikipedia.org/wiki/CMOS 
[8] Devi, Padma, Ashima Girdher, and Balwinder Singh. "Improved carry select adder with reduced area and low power consumption." International Journal of Computer Applications 3.4 (2010): 14-18. 
[9] D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEEE Proc. Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001. 
[10] S.Veeramachaneni, M.B. Srinivas, “New improved 1-bit full adder cells”, IEEE Conf. Electrical and computer engg. May2007.
 [11] S. Goel, Ashok Kumar and M. A. Bayoumi, “Design of robust, energyefficient full adders for deep-sub micrometer design using Hybrid-CMOS logic style”, IEEE Trans. Very Large Scale Intsgr. (VLSI) Syst., vol. 14, no. 12, Dec. 2006. 
[12] M. Shams, T. K. Darwish, and M. A. Bayoumi, “Performance analysis of low-power 1-bit CMOS full adder cells,” IEEE Transactions on VLSI Systems, vol. 10, pp. 20–29, Feb. 2002. 
[13] Sohan Purohit, Martin Margala, Macro Lanuza and Pasquale Corsonello, “New Performance/Power/ Area Efficient, Reliable Full Adder Design”, GLSVLSI’09, ACM May,2009. 
[14] Kshirsagar, R.V. "Design of low power column bypass multiplier using FPGA", Electronics Computer Technology (ICECT), 2011 3rd International Conference on, On page(s): 431 - 435 Volume: 3, 8-10 April 2011
 [15] Prabhu, A.S.; Elakya, V. "Design of modified low power booth multiplier", International Conference on Computing, Communication and Applications (ICCCA), pp. 1 - 6, 2012.


DOI Link : NOT ASSIGNED

Download :
  V2I1130.pdf


Refbacks : Currently there are no Refbacks

Announcements

Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors. 

News & Events

Latest issue :Volume 10 Issue 1 Articles In press

A plagiarism check will be implemented for all the articles using world-renowned software. Turnitin.


Digital Object Identifier will be assigned for all the articles being published in the Journal from September 2016 issue, i.e. Volume 3, Issue 9, 2016.


IJCERT is a member of the prestigious.Each of the IJCERT articles has its unique DOI reference.
DOI Prefix : 10.22362/ijcert


IJCERT is member of The Publishers International Linking Association, Inc. (“PILA”)


Emerging Sources Citation Index (in process)


IJCERT title is under evaluation by Scopus.

Key Dates

☞   INVITING SUBMISSIONS FOR THE NEXT ISSUE :
☞   LAST DATE OF SUBMISSION : 31st March 2023
☞  SUBMISSION TO FIRST DECISION :
In 7 Days
☞  FINAL DECISION :
IN 3 WEEKS FROM THE DAY OF SUBMISSION

Important Announcements

All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.

Citation Index

Citations Indices All
Citations 1026
h-index 14
i10-index 20
Source: Google Scholar

Acceptance Rate (By Year)

Acceptance Rate (By Year)
Year Rate
2021 10.8%
2020 13.6%
2019 15.9%
2018 14.5%
2017 16.6%
2016 15.8%
2015 18.2%
2014 20.6%

Important Links

 Home

 Aims and Scope

 Call for Papers

 Instructions for Authors

 Editorial Board

Archive

 Download

 Ethics & Policies

 Publication Ethics and
Publication Malpractice Statement

 Plagiarism Policy

 Copyright, Grants and
Ownership Declaration

 Refund Policy

 Open Access Overview

 Open Access License

 Permissions

Conference Proposal

 Peer Review

 Digital Library

 Register here

 Conference Proposal

 Special Issue Proposal

 Conference Proposal Guidelines

 Upcoming Conference

DOI:10.22362/ijcert