Design and implementation of carry select adder for 128 bit low power
DOMA ANISHA RANI, AL.SHABNA SAMANTHA TERA, , ,
Affiliations (M.Tech) VLSI, Dept. of ECEAssociate Professor, Dept. of ECE Priyadarshini Institute of Technology & Management
Carry Select Adder is a prompt adder that is employed in processing of data processors for functioning quick
arithmetic functions. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to
perform fast arithmetic functions. From the structure of the CSLA, the scope is to reduce the area of CSLA based on the
efficient gate-level modification. In this paper 128 bit Regular Linear CSLA, Modified Linear CSLA, Regular Square-root
CSLA (SQRT CSLA) and Modified SQRT CSLA architectures have been developed. To decrease area with insignificant
speed penalty, set up a multiplexer basis add one circuit was projected. Based on this modification a new modified 32-Bit
Square-root CSLA (SQRT CSLA) architecture has been developed. The modified architecture has been developed using
Common Boolean Logic (CBL). The area of proposed design illustrates a decrease in support of 128-bit sizes which
indicates attainment of method and not an easy trade-off of obstruction for area.
DOMA ANISHA RANI,AL.SHABNA SAMANTHA TERA."Design and implementation of carry select adder for 128 bit low power". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 11,pp.835-840, November- 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1127.pdf,
Keywords : Area efficient, Square-root CSLA (SQRT CSLA), Common Boolean Logic (CBL), Binary to Excess-1
 Y. He, C. H. Chang, and J. Gu, "An area efficient 64- Bit square Root carry-select adder for low powerApplications, " in Proc. IEEE Int. Symp.Circuits Syst.,vol. 4, pp. 4082-4085, 2005.
 P. Sreenivasulu, K. Srinivasa rao, Malla Reddy and A. Vinay Babu, â€œEnergy and area efficient carry select adder on a reconfigurable hardwwareâ€, International Journal of Engineering Research and Applicaions, vol. 2, Issue. 2, pp. 436-440, Mar 2012.
 â€œEnhanced Area Efficient Architecture for 128 bit Modified CSLAâ€, R.Priya, J.Senthil Kumar, 2013
 I-Chyn Wey, Cheng-Chen Ho, Yi-Sheng Lin and Chien-Chang Peng, â€œAn area efficient carry select adder design by sharing the common boolean logic termâ€, Proceedings on the International Multiconference of Engineering and computer scientist, IMECS 2012
 Padma Devi, Ashima Girdher and Balwinder Singh"Improved Carry Select Adder with Reduced Areaand Low Power Consumption, " International Journalof Computer Applications, Vo1.3, No.4, pp. 14- 18,1998.
Edison A. J and C. S. Manikanda babu, â€œAn efficient CSLA architecture for VLSI hardware implementationâ€, Interanational Journal for Mechanical and Industrial Engineering, vol. 2, Issue 5, 2012
 B. Ramkumar, H.M. Kittur, and P. M. Karman, "ASICimplementation of modified faster carry save adder, "Eur. J. Sci. Res., vol. 42, no. 1, pp.53-58, 2010
 He, Y. Chang, C. H. and Gu, J. "An Area Efficient 64- Bit Square Root Carry-Select Adder For Low PowerApplications, " in Proc. IEEE Int. Symp. Circuits Syst.,Vol.4, pp. 4082-4085, 2005
B. Ramkumar and Harish M Kittur, â€œLow power and area efficient carry select adderâ€, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 2, pp. 371-375, Feb 2012.
 J. M. Rabaey, Digital Integrated Circuits-A Design Perspective, Upper Saddle River, NJ: Prentice-Hall, 2001
R. Priya and J. Senthilkumar, â€œImplementation and comparision of effective area efficient architecuture for CSLAâ€, Proceedings of IEEE InternationalConference on Emerging trends in Computing, Communicaton and Nano Technology, pp. 287-292, 2013
 An Efficient Csla Architecture For Vlsi Hardware Implementation Edison A.J, Mr. C.S.Manikanda Babu, 2012
 Akhilesh Tyagi, "A Reduced-Area Scheme for CarrySelectAdders," IEEE Transactions on Computers,Vo1.42, No.1 0, pp.1l63-1170, 1993.
B. Ramkumar , Harish M Kittur and P. M. Kannan, â€œASIC implementation of modified faster carry save adderâ€, Eur. J. Sci. Res. , vol. 42, no. 1, pp. 53-58, Jun 2010.
 â€œAn Efficient SQRT Architecture of Carry Select Adder Design by Common Boolean Logic, Ms. S.Manjui, Mr. V. Sornagopae, 2013
Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors.
News & Events
Latest issue :Volume 10 Issue 1 Articles In press
☞ INVITING SUBMISSIONS FOR THE NEXT ISSUE :
☞ LAST DATE OF SUBMISSION : 31st March 2023
☞ SUBMISSION TO FIRST DECISION : In 7 Days
☞ FINAL DECISION : IN 3 WEEKS FROM THE DAY OF SUBMISSION
All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.