International Journal of Computer Engineering in Research Trends

Back to Current Issues

Design of DC-DC Boost Converter in CMOS 0.18Âµm Technology

M.RAMA DEVI, R.SUNIL KUMAR, M.MADHAVA KUMAR, ,

Affiliations
Gayatri Vidya Parishad College of Engineering for Women, Visakhapatnam, Andhra Pradesh, India.

:10.22362/ijcert/2016/v3/i10/48905

Abstract

A CMOS DC-DC boost converter with fastest settling time and less quiescent current with a feedback control is implemented. An extra path is introduced because of an error amplifier (OTA) which has an effective control for fast response. Efficient compensation with soft-start is used to make the quiescent current low. An on-chip current sensing circuit is introduced with less number of I/O pins for current mode control. In this project, the DC-DC boost converter is designed in Cadence virtuoso 0.18Âµm technology with a 5V supply. With a wide range of loads, it provides 25V at the output, 50mA load current with 90% efficiency. The circuit is operated at 500 KHz clock frequency with output ripple voltage of 20mV by using 4.7ÂµF off-chip capacitor and 75ÂµH off-chip inductor.

Citation

M.Rama Devi et al. ," Design of DC-DC Boost Converter in CMOS 0.18Âµm Technologyâ€, International Journal of Computer Engineering In Research Trends, 3(10):554-560,October-2016.

Keywords : DC-DC Boost converter, operational Tranâ€™s conductance amplifier (OTA), comparator, pulse width generator, compensator, current sensing circuit, oscillator and ramp generator circuit

References

[1]	Ned Mohan, Tore M. Undeland, William P. Robbins, â€œPower Electronics: Converters, Applications, and Designâ€, 3rd Edition, Wiley.
[2]	Robert W Erickson, Fundamentals of Power Electronics, International Thomson Publishing (1997)
[3]	C. F. Lee and P. K. T. Mok, â€œA monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique,â€ IEEE J. Solid-state Circuits, vol. 39, no. 1, pp. 3â€“14, Jan. 2004.
[4]	Yushan Li, Kevin R. Vannorsdel, Art J. Zirger, Mark Norris, and DraganMaksimoviÂ´c, â€œCurrent Mode Control for Boost Converters with Constant Power Loads,â€ in IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 59, no. 1, pp. 198-206, January 2012.
[5]	Weiwei Huang,Xiao Yang,Chaodong Ling,â€Novel current sensing circuit for boost DC-DC converterâ€
[6]	Kalpesh B. Pandya, Kehul A. shah â€œPerformance Evaluation of Different Types of CMOS Operational Transconductance Amplifierâ€ International Journal of Science and Research (IJSR), India Online ISSN: 2319-7064.
[7]	HyunseokNam,InseokKim,YoungkookAhn,andJeongjinRoh,â€A High efficiency Boost converter for TFT-LCD bias supplyâ€, THE 23rd  international Technical conference on circuits/systems, computers and communications (ITC-CSCC 2008).

DOI Link : http://www.dx.doi.org/10.22362/ijcert/2016/v3/i10/48905

Download :

V3I1004.pdf

Refbacks : There are currently no refbacks

Announcements

Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors.

News & Events

Latest issue :Volume 10 Issue 1 Articles In press

A plagiarism check will be implemented for all the articles using world-renowned software. Turnitin.

Digital Object Identifier will be assigned for all the articles being published in the Journal from September 2016 issue, i.e. Volume 3, Issue 9, 2016.

IJCERT is a member of the prestigious.Each of the IJCERT articles has its unique DOI reference.
DOI Prefix : 10.22362/ijcert

IJCERT is member of The Publishers International Linking Association, Inc. (“PILA”)

Emerging Sources Citation Index (in process)

IJCERT title is under evaluation by Scopus.

Key Dates

☞ INVITING SUBMISSIONS FOR THE NEXT ISSUE :

☞ LAST DATE OF SUBMISSION : 31st March 2023

☞ SUBMISSION TO FIRST DECISION : In 7 Days

☞ FINAL DECISION : IN 3 WEEKS FROM THE DAY OF SUBMISSION

Important Announcements

All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.

Citation Index

Citations Indices	All
Citations	1026
h-index	14
i10-index	20
Source: Google Scholar

Acceptance Rate (By Year)

Acceptance Rate (By Year)
Year	Rate
2021	10.8%
2020	13.6%
2019	15.9%
2018	14.5%
2017	16.6%
2016	15.8%
2015	18.2%
2014	20.6%

 Conference Proposal

 Peer Review

 Digital Library

 Register here

 Conference Proposal

 Special Issue Proposal

 Conference Proposal Guidelines

 Upcoming Conference

DOI:10.22362/ijcert

Welcome to IJCERT