ANNAM ARAVIND KUMAR, SK. MASTAN BASHA. Design and implementation of high speed 8 bit Vedic multiplier on FPGA. Int. J. Comput. Eng. Res. Trends [Internet]. 2015 Dec. 31 [cited 2026 Jun. 17];2(12):1062-9. Available from: https://www.ijcert.org/index.php/ijcert/article/view/521