CHADARASUPALLI NAGA LAKSHMI, P T BALAKRISHNA. ASIC Design of Reversible Full Adder and Multiplier Circuits. Int. J. Comput. Eng. Res. Trends [Internet]. 2015 Nov. 30 [cited 2026 Jul. 22];2(11):882-6. Available from: https://www.ijcert.org/index.php/ijcert/article/view/295