ANNAM ARAVIND KUMAR, and SK. MASTAN BASHA. “Design and Implementation of High Speed 8 Bit Vedic Multiplier on FPGA”. International Journal of Computer Engineering in Research Trends 2, no. 12 (December 31, 2015): 1062–1069. Accessed June 17, 2026. https://www.ijcert.org/index.php/ijcert/article/view/521.