BEERAM RAJ MOHAN REDDY, and BELLAM VARALAKSHMI. “FPGA Based Efficient Implementation of Viterbi Decoder”. International Journal of Computer Engineering in Research Trends 2, no. 12 (December 31, 2015): 1076–1082. Accessed August 15, 2026. https://www.ijcert.org/index.php/ijcert/article/view/519.