CHADARASUPALLI NAGA LAKSHMI, and P T BALAKRISHNA. “ASIC Design of Reversible Full Adder and Multiplier Circuits”. International Journal of Computer Engineering in Research Trends 2, no. 11 (November 30, 2015): 882–886. Accessed September 23, 2026. https://www.ijcert.org/index.php/ijcert/article/view/295.