SUNKARA YAMUNA RANI, and BELLAM VARALAKSHMI. “Implementation of Double Precision Floating Point Multiplier in VHDL”. International Journal of Computer Engineering in Research Trends 2, no. 10 (October 31, 2015): 881–888. Accessed June 10, 2026. https://www.ijcert.org/index.php/ijcert/article/view/256.