ANNAM ARAVIND KUMAR, and SK. MASTAN BASHA. “Design and Implementation of High Speed 8 Bit Vedic Multiplier on FPGA”. International Journal of Computer Engineering in Research Trends, vol. 2, no. 12, Dec. 2015, pp. 1062-9, https://www.ijcert.org/index.php/ijcert/article/view/521.