BEERAM RAJ MOHAN REDDY, and BELLAM VARALAKSHMI. “FPGA Based Efficient Implementation of Viterbi Decoder”. International Journal of Computer Engineering in Research Trends, vol. 2, no. 12, Dec. 2015, pp. 1076-82, https://www.ijcert.org/index.php/ijcert/article/view/519.