SUNKARA YAMUNA RANI, and BELLAM VARALAKSHMI. “Implementation of Double Precision Floating Point Multiplier in VHDL”. International Journal of Computer Engineering in Research Trends, vol. 2, no. 10, Oct. 2015, pp. 881-8, https://www.ijcert.org/index.php/ijcert/article/view/256.