ANNAM ARAVIND KUMAR and SK. MASTAN BASHA, “Design and implementation of high speed 8 bit Vedic multiplier on FPGA”, Int. J. Comput. Eng. Res. Trends, vol. 2, no. 12, pp. 1062–1069, Dec. 2015.