BEERAM RAJ MOHAN REDDY and BELLAM VARALAKSHMI, “FPGA Based Efficient Implementation of Viterbi Decoder”, Int. J. Comput. Eng. Res. Trends, vol. 2, no. 12, pp. 1076–1082, Dec. 2015.