[1]
KATTUPALLI KALYANI and G.VASANTH RAO, “Investigation on Performance of high speed CMOS Full adder Circuits”, Int. J. Comput. Eng. Res. Trends, vol. 2, no. 12, pp. 1228–1231, Dec. 2015.