CHADARASUPALLI NAGA LAKSHMI and P T BALAKRISHNA, “ASIC Design of Reversible Full Adder and Multiplier Circuits”, Int. J. Comput. Eng. Res. Trends, vol. 2, no. 11, pp. 882–886, Nov. 2015.