SUNKARA YAMUNA RANI and BELLAM VARALAKSHMI, “Implementation of Double Precision Floating Point Multiplier in VHDL”, Int. J. Comput. Eng. Res. Trends, vol. 2, no. 10, pp. 881–888, Oct. 2015.