ANNAM ARAVIND KUMAR and SK. MASTAN BASHA (2015) “Design and implementation of high speed 8 bit Vedic multiplier on FPGA”, International Journal of Computer Engineering in Research Trends, 2(12), pp. 1062–1069. Available at: https://www.ijcert.org/index.php/ijcert/article/view/521 (Accessed: 17 June 2026).