BEERAM RAJ MOHAN REDDY and BELLAM VARALAKSHMI (2015) “FPGA Based Efficient Implementation of Viterbi Decoder”, International Journal of Computer Engineering in Research Trends, 2(12), pp. 1076–1082. Available at: https://www.ijcert.org/index.php/ijcert/article/view/519 (Accessed: 15 August 2026).