CHADARASUPALLI NAGA LAKSHMI and P T BALAKRISHNA (2015) “ASIC Design of Reversible Full Adder and Multiplier Circuits”, International Journal of Computer Engineering in Research Trends, 2(11), pp. 882–886. Available at: https://www.ijcert.org/index.php/ijcert/article/view/295 (Accessed: 22 July 2026).