ANNAM ARAVIND KUMAR, and SK. MASTAN BASHA. 2015. “Design and Implementation of High Speed 8 Bit Vedic Multiplier on FPGA”. International Journal of Computer Engineering in Research Trends 2 (12):1062-69. https://www.ijcert.org/index.php/ijcert/article/view/521.