BEERAM RAJ MOHAN REDDY, and BELLAM VARALAKSHMI. 2015. “FPGA Based Efficient Implementation of Viterbi Decoder”. International Journal of Computer Engineering in Research Trends 2 (12):1076-82. https://www.ijcert.org/index.php/ijcert/article/view/519.