SUNKARA YAMUNA RANI, and BELLAM VARALAKSHMI. 2015. “Implementation of Double Precision Floating Point Multiplier in VHDL”. International Journal of Computer Engineering in Research Trends 2 (10):881-88. https://www.ijcert.org/index.php/ijcert/article/view/256.