ANNAM ARAVIND KUMAR, & SK. MASTAN BASHA. (2015). Design and implementation of high speed 8 bit Vedic multiplier on FPGA. International Journal of Computer Engineering in Research Trends, 2(12), 1062–1069. Retrieved from https://www.ijcert.org/index.php/ijcert/article/view/521