CHADARASUPALLI NAGA LAKSHMI, & P T BALAKRISHNA. (2015). ASIC Design of Reversible Full Adder and Multiplier Circuits. International Journal of Computer Engineering in Research Trends, 2(11), 882–886. Retrieved from https://www.ijcert.org/index.php/ijcert/article/view/295