SUNKARA YAMUNA RANI, & BELLAM VARALAKSHMI. (2015). Implementation of Double Precision Floating Point Multiplier in VHDL. International Journal of Computer Engineering in Research Trends, 2(10), 881–888. Retrieved from https://www.ijcert.org/index.php/ijcert/article/view/256