ANNAM ARAVIND KUMAR; SK. MASTAN BASHA. Design and Implementation of High Speed 8 Bit Vedic Multiplier on FPGA. Int. J. Comput. Eng. Res. Trends 2015, 2, 1062-1069.