SUNKARA YAMUNA RANI; BELLAM VARALAKSHMI. Implementation of Double Precision Floating Point Multiplier in VHDL. Int. J. Comput. Eng. Res. Trends 2015, 2, 881-888.