ANNAM ARAVIND KUMAR and SK. MASTAN BASHA 2015. Design and implementation of high speed 8 bit Vedic multiplier on FPGA. International Journal of Computer Engineering in Research Trends. 2, 12 (Dec. 2015), 1062–1069.