[1]
BEERAM RAJ MOHAN REDDY and BELLAM VARALAKSHMI 2015. FPGA Based Efficient Implementation of Viterbi Decoder. International Journal of Computer Engineering in Research Trends. 2, 12 (Dec. 2015), 1076–1082.