SUNKARA YAMUNA RANI and BELLAM VARALAKSHMI 2015. Implementation of Double Precision Floating Point Multiplier in VHDL. International Journal of Computer Engineering in Research Trends. 2, 10 (Oct. 2015), 881–888.