

Design of DC-DC Boost Converter in CMOS 0.18 μ m Technology

¹M.RAMA DEVI,²R.SUNIL KUMAR,³M.MADHAVA KUMAR

¹M.Tech scholar ²Asst.professor, Dept of Electronics and communication Engineering,
Gayatri Vidya Parishad College of Engineering for Women, Visakhapatnam, Andhra Pradesh, India.

³DRDO Scientist-F ANURAG Laboratories, Hyderabad, India.

mannamramadevi@gmail.com, sunilkumarreyyi@gmail.com

Abstract -A CMOS DC-DC boost converter with fastest settling time and less quiescent current with a feedback control is implemented. An extra path is introduced because of an error amplifier (OTA) which has an effective control for fast response. Efficient compensation with soft-start is used to make the quiescent current low. An on-chip current sensing circuit is introduced with less number of I/O pins for current mode control. In this project, the DC-DC boost converter is designed in Cadence virtuoso 0.18 μ m technology with a 5V supply. With a wide range of loads, it provides 25V at the output, 50mA load current with 90% efficiency. The circuit is operated at 500 KHz clock frequency with output ripple voltage of 20mV by using 4.7 μ F off-chip capacitor and 75 μ H off-chip inductor.

Key words—DC-DC Boost converter, operational Tran's conductance amplifier (OTA), comparator, pulse width generator, compensator, current sensing circuit, oscillator and ramp generator circuit.

I. INTRODUCTION

The power management system is the most important part of an IC in the modern technology. Especially developments in the portable devices which operate with batteries are more dependent on the power supply. Since, these are having modules operated with different voltage supplies; DC-DC converters play a major role in the power management systems. These circuits are designed to provide stable power supply to guarantee the operation. Moreover, DC-DC converters take unregulated DC voltage as input and produce a constant or regulated voltage as an output. Due to this requirement, voltage regulators have become common place in Integrated circuits. These regulators are basically two types, linear and switching regulators. All types of regulators have power stage followed by the control circuitry to

sense the feedback signals that adjusts the power stage to maintain the regulated output voltage. To maintain regulation and system stability the DC-DC converter consists of a controller with a feedback loop and a compensation circuit respectively.

II. DC-DC BOOST CONVERTER




Fig 1: Block diagram of boost converter

Fig 1 shows the boost converter [7]. The region surrounded by the dark lines is the on-chip integrated controller of the boost converter. The converter control circuit contains a soft start circuit that consists of the bandgap, RSS, MSS, and CSS to prevent any inrush current. The compensation circuit for achieving overall boost converter loop stability consists of the error amplifier, Cc and RC. The artificial ramp circuit provides instability when the duty cycle exceeds 0.5, and the clock generator provides the clock signal required for the entire system. The SR latch generates the PWM, the level shifter and buffer circuits are used to deliver the PWM signal to the power transistor.

A. Operational transconductance amplifier (OTA)

An operational transconductance amplifier [6] is a voltage input, current output amplifier. The input voltage VIN and the output current IO are related to each other by a constant of proportionality and the constant proportionality is the transconductance of the amplifier.

$$I_O = g_m \cdot V_{IN}$$

Where g_m is transconductance of OTA

VIN is differential input voltage

Conventional OTA:

A conventional current mirror operational trans-conductance amplifier (OTA) in Fig 2 is a reasonable candidate for the error amplifier.




Fig 2: Conventional OTA

The design of the circuit is done by using a standard 0.5 μ m CMOS process with threshold voltages of -0.9 and 0.7 V for PMOS and NMOS transistors, respectively. The transistors are implemented by placing multiple unit transistors in parallel for better device matching, rather than making a device wider. The width and length size of a unit PMOS transistor is 1.0 μ m/1.0 μ m and that of a unit NMOS transistor is 0.7 μ m/1.0 μ m. The M below each transistor name in Fig.2 shows the number of multiple unit transistors. For these transistor sizes, the overdrive voltages of PMOS transistors are about 200mV and those of NMOS transistors are about 140mV. Since the tail current of the OTA is designed as 20 μ A, the drain currents of input transistors M1 and M2 are 10 μ A each. Since the transconductance, which can be represented by the following equation, is important for the better performance of OTA, the widths of input differential pair and are increased by making M=2.

$$g_{m1,2} = \sqrt{2\mu_p C_{ox} (W/L)_{1,2} I_d}$$

Therefore, the input transistors have a relatively low overdrive voltage of about 120 mV.

Since the current mirror ratio for the output stage is 20, the maximum output current is 40 μ A. This maximum current can be increased by a higher current mirror ratio, but it will also increase the quiescent current of the amplifier, which is not desirable in DC-DC converters. For high DC gain of the amplifier, the OTA's output stage can be modified into a cascade circuit, but at the cost of the limited output swing. Cascading is not used in our circuit to have a simple circuit to understand our proposed technique. The current mirror OTA has a limited output current which results in a low slew rate and is given by

$$SR = \frac{I_{tail} \cdot N_{4,6}}{C_{load}}$$

Where N 4, 6 is the current mirror ratio of the M4 and M6 and C load is the load capacitance. If N 4, 6 is increased, it will directly violate the requirement of low quiescent current.




Fig 3: Proposed OTA

The simplified voltage-current characteristic of the error amplifier is shown in fig 4, where its slope is the transconductance g_m . The dotted line is the characteristic of the conventional OTA, while the solid line is that of the proposed OTA. If the input signal to the error amplifier is small in stable operation, the transconductance g_m of the error amplifier will be,

$$gm = gm_{1,2} * N_{4,6}.$$

The proposed OTA has increased transconductance when the input signal is large. The new transconductance in large-signal operation will be

$$gm, L = gm1,2 * (N4,6 + N4,14).$$




Fig 4: Transconductance of conventional and proposed OTA

B. Compensation circuit

$$A(s) = \frac{V_a}{bV_0} = gmR_0 \frac{1+SC_cR_z}{1+SC_cR_0}, \text{ for } R_0 \gg R_z$$

Where gm is transconductance and R0 is the output resistance of the operational transconductance amplifier (OTA).




Fig 5: Schematic of pole-zero cancellation compensator

$$A_v = \sqrt{\frac{\mu_p \left(\frac{w}{L}\right)_2}{\mu_n \left(\frac{w}{L}\right)_4}} * \frac{1}{1 - \beta}$$
$$\beta = \frac{\left(\frac{w}{L}\right)_6}{\left(\frac{w}{L}\right)_4}$$

Fig 6: Schematic of the comparator

D. PWM Generator:

Logic diagram of an SR Latch using NOR gates. The circuit has two inputs: V_c (from Modulator) and a clock signal (from Oscillator). V_c is connected to the R input of the SR Latch and one input of a NOR gate. The clock signal is connected to the S input of the SR Latch and one input of another NOR gate. The output of the first NOR gate is connected to the R input of the SR Latch. The output of the second NOR gate is connected to the S input of the SR Latch. The SR Latch has two outputs: Q and \bar{Q} .

Fig 7: PWM Generator

E. The Analysis of the Current Sensing Circuit

1. Conventional Series-Sense Resistor Circuit:

To reduce the power loss of the sensing resistor, the resistance is very small, for example 50milliohms. When power MOS is turn on, current flow through the resistor, the cross voltage is




Fig 8: Current sense resistor

$$V_{\text{sense}} = I_{\text{sense}} * R_{\text{sense}}$$

$$V_{out} = \frac{R_1 + R_2}{R_1} V_{sense} = I \frac{R_1 + R_2}{R_1} R_{sense}$$

2. Current sensing circuit

The Current mirror current sensing circuit [5] is shown in Fig 9, use current mirror to replace the conventional op-amp, which is little effected by

the process. Work as a depth negative feedback circuit, to make the voltage $V_A = V_B$.




Fig 9: current sensing circuit

To make a symmetric current mirror

$$I_{DN5} = I_{DN6} = I_{DN7} = I_{DN8}$$

When power MOS is shut down, no current flow through, so

$$V_C = V_D = 0$$

Compensatory current flow through P5 is zero, so

$$V_{out} = I_2 R_2 = I_1 R_2 = 0$$

When power MOS is turned on, induct current flow through the power MOS,

$$V_D = 0, V_C = I_L R_{sense}, V_C \neq V_D$$

$$V_{GS(N8)} > V_{GS(N5)} \Rightarrow I_{D(N8)} > I_{D(N5)}$$

$$V_E = -(g_{m5} V_A - g_{m8} V_B) r_{OP2}$$

So V_E became small, compensatory current I_1 flow through P5 and R1, to make $V_A = V_B$.

V_A And V_B can be calculated by ohm's law

$$I_L R_{sense} + 2I_{DN6} R_o = 2I_{DN7} R_1 + I_1 R_1$$

$$R_o = R_1, I_{DN6} = I_{DN7}$$

$$I_L R_{sense} = I_1 R_1$$

$$V_{out} = I_L R_{sense} \frac{R_2}{R_1}$$

$$\text{As } R_1 = R_2, \text{ then } V_{out} = I_L R_{sense}.$$

F. Oscillator and Ramp Generator

The oscillator and ramp generator is used to generate the clock and ramp signals for the PWM control and the compensation slope for current mode converter, respectively. As shown in Fig 10 .It

consists of a voltage-to-current (V-I) converter and a hysteretic comparator. A reference voltage v_{ref} and resistor R_t are used to control the current charging of capacitor C_t . When the ramp signal reaches V_H , the comparator changes its state and the transistor M_4 (acts as a switch) turns ON and discharges the Capacitor C_t . Normally, the discharging current is much larger than the charging current. The ramp signal drops until it reaches V_L and the comparator changes its state and the transistor M_4 turns OFF. Therefore, the clock frequency and the slope of the compensation ramp are synchronized with each other and dependent on V_{REF}, C_t, R_t, V_H and V_L . In general C_t, R_t are off-chip components such that the switching frequency of the converters can be adjusted for different applications? To eliminate the sub harmonic oscillation, the slope of compensation ramp M_c is given by [3].

$$M_c > \frac{M_2 - M_1}{2} = \frac{V_{Out}}{2L}$$

The slope of the ramp is given by

$$M_r = \frac{V_H - V_L}{T} = \frac{Mc}{K}$$

Where T is switching period and K is current to voltage conversion ratio.




Fig 10: Oscillator and ramp generator circuit

III. SIMULATION RESULTS

The Conventional OTA with VMC & CMC, Proposed OTA with CMC is compared in terms of Settling Time and Ripple Voltage as shown in table 1.

Parameter	Voltage Mode Control With Conventional OTA	Current Mode Control With Conventional OTA	Current Mode Control With Proposed OTA
Settling Time	8.5348ms	8.0916ms	7.284ms
Ripple Voltage	17.32mV	17.32mV	13.33mV

Table: Results comparison




Fig 11: Implementation of Current Mode Control Schematic using proposed OTA

To control this quiescent current, the soft-start technique is used in this design. Figure 12 shows the regulated output voltage with controlled quiescent current, simulated with proposed error amplifier for fast transient response. As the output voltage variation becomes large, the new error amplifier supplies extra current for fast settling.

In order to evaluate the load regulation of the controller, a load is changed from 100 Ω to 1.5K Ω at 1mSec. The regulated output voltage at various load conditions in CMC mode converter is shown in Figure 13.




Fig 12: Output voltage with controlled quiescent current




Fig 13: CMC mode DC-DC boost converter output with load regulation

IV. CONCLUSION

In order to reduce the power dissipation and leakage current a switching type regulator with an inductor as its storage element is used. By using conventional OTA, the settling time is large for a DC-DC boost converter operated CMC. To avoid this problem a proposed OTA is used in the CMC to reduce the settling time. A schematic level of the proposed OTA based DC-DC boost converter in CMC is implemented in 0.18 μ m CMOS technology with a switching frequency of 500MHz. By using the proposed OTA the design of Current mode CMOS DC-DC boost converter reduces settling time from 8.53ms to 7.28ms and also it reduces the ripple voltage from 17.32mv to 13.33mv. Hence, the simulation results show that the designed converter is 90% power efficient when the load current in the order of 50mA.

REFERENCES

- [1] Ned Mohan, Tore M. Undeland, William P. Robbins, "Power Electronics: Converters, Applications, and Design", 3rd Edition, Wiley.
- [2] Robert W Erickson, Fundamentals of Power Electronics, International Thomson Publishing (1997)
- [3] C. F. Lee and P. K. T. Mok, "A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique," IEEE J. Solid-state Circuits, vol. 39, no. 1, pp. 3–14, Jan. 2004.
- [4] Yushan Li, Kevin R. Vannorsdel, Art J. Zirger, Mark Norris, and DraganMaksimovi'c, "Current Mode Control for Boost Converters with Constant Power Loads," in IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 59, no. 1, pp. 198-206, January 2012.
- [5] Weiwei Huang,Xiao Yang,Chaodong Ling,"Novel current sensing circuit for boost DC-DC converter"
- [6] Kalpesh B. Pandya, Kehul A. shah "Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier" International Journal of Science and Research (IJSR), India Online ISSN: 2319-7064.
- [7] HyunseokNam,InseokKim,YoungkookAhn,andJeongjinRoh,"A High efficiency Boost converter for TFT-LCD bias supply", THE 23rd international Technical conference on circuits/systems, computers and communications (ITC-CSCC 2008).